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We present an overview of the GPU-based spatial processing system created for the Canadian Hydrogen Intensity
Mapping Experiment (CHIME). The design employs AMD GPUs and readily-available consumer hardware in
its processing nodes to provide a cost- and power-efficient processing substrate. These nodes are supported by a
liquid-cooling system which allows continuous operation with modest power consumption and in all but the most
adverse conditions. Capable of continuously correlating 2048 receiver-polarizations across 400 MHz of bandwidth,
the CHIME X-engine constitutes the most powerful radio correlator currently in existence. The same system
also provides formed-beam data products to commensal FRB and Pulsar experiments; it constitutes a general
spatial-processing system of unprecedented scale and capability.
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1. Introduction
The Canadian Hydrogen Intensity Mapping Experiment (CHIME, https://chime-experiment.ca) is a purpose-
built instrument located at the Dominion Radio Astrophysical Observatory (DRAO) near Penticton, British
Columbia, Canada. It is designed to constrain the physical nature of Dark Energy by observing its effects
on the geometry of the universe; it will accomplish this by using the Baryon Acoustic Oscillation feature in
the large-scale distribution of matter as a “statistical standard ruler”, observed through the 21 cm emission
of neutral Hydrogen at cosmological redshifts of 0.8 to 2.5. Additional scientific programs focused on
Pulsar observation (CHIME/Pulsar Collaboration et al.; Ng, 2017) and Fast Radio Burst (FRB) detection
(CHIME/FRB Collaboration et al., 2018) make commensal use of the wealth of astronomical data obtained.
As an interferometric radio telescope, CHIME requires a spatial processing system capable of combining
the signals from its receivers to produce a view of the sky (Wilson et al., 2009). In order to form the
astronomically-crucial ‘visibilities’, the electric field measurements from each receiver must be Fourier-
transformed in the time domain (or ‘channelized’ – separated into frequency components) and the signal
from each receiver correlated against every other receiver. The specific parameters of CHIME, particularly
the large numbers of receiver-polarizations (2048) and frequency channels (1024), make an ‘FX’ correlator
architecture (in which the channelization precedes the inter-receiver product) substantially more efficient
than an ‘XF’ architecture (in which the product of receiver signals precedes the Fourier transform) (Romney,
1999; Thompson et al., 2001).
Hybrid correlator systems using Field-Programmable Gate Arrays (FPGAs) for the Fourier-transform-
stage and Graphics Processing Units (GPUs) for the outer-product-stage have seen widespread adoption in
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recent correlator designs (including several of those in Table 1). FPGAs combine flexible signal-processing
capabilities with substantial data transport resources, while GPUs are purpose-built for large parallel matrix
and vector operations, well-suited to the demands of a correlator X-engine (Clark et al., 2011). The CHIME
correlator X-engine therefore provides a fully-functional example of the exceptional capabilities of these
systems.
2. CHIME Spatial Processing System Description
2.1. Computational Requirements
For an FX-architected correlator, the cost of the inter-receiver product dominates the overall computational
requirements of visibility formation. For an instrument with N receiver-polarizations and instantaneous
bandwidth of ∆ν the na¨ıve computational cost of the ‘X’ stage – including autocorrelations – is η =
∆ν · N(N+1)2 complex multiply-accumulate (cMAC) operations per second. CHIME therefore requires 8.39×
1014 cMAC/s ≈ 0.8 PcMAC/s to complete this stage of its correlation. For comparison, the computational
requirements (as measured by η) of other radio interferometers are shown in Table 1.
Instrument Reference N ∆ν (MHz) η (TcMAC/s)
CHIME† hic 2048 400 839
SKA LFAA Dewdney et al. (2015) 1024 300 157
HERA–350† DeBoer et al. (2017) 700 200 49
MWA Phase II† Wayth et al. (2018) 512 327 43
CHIME Pathfinder† Bandura et al. (2014) 256 400 13.6
MWA Phase I† Ord et al. (2015) 256 327 10.8
OVRO LEDA† Kocz et al. (2015) 512 58 7.6
MeerKAT Phase 1 Booth & Jonas (2012) 128 750 5.9
ALMA ACA Warmels et al. (2018) 64 2000 4.2
PAPER–128† Ali et al. (2015) 256 100 3.3
ngVLA (proposed)∗ Selina et al. (2018) 526 20000 2777
ALMA BLC∗ Warmels et al. (2018) 64 16000 33
EVLA WIDAR∗ Perley et al. (2009) 27 16000 6.0
Table 1. The computational requirements of other radio X-Engines, as measured by
the O(N2∆ν) metric η. Several of these (†) are FX hybrid FPGA-GPU designs as
described in §1. The ALMA BLC, EVLA WIDAR, and ngVLA correlators (∗) use or
plan to use ‘hybrid-XF’ or ‘FFX’ architectures, making direct comparisons difficult.
The CHIME X-engine was originally envisioned as a Fourier-transform-based system (Tegmark & Zaldar-
riaga, 2009, 2010) which exploited redundancies in baseline geometry to permit efficient O(N logN) spatial
correlation. Interest in alternative correlation techniques as well as the requirements of the CHIME/Pulsar
and CHIME/FRB experiments placed a premium on the ability to modify the X-engine software quickly
and with minimal development effort. The goal of an adaptable, extensible, and re-configurable correlator
system motivated the selection of GPUs as a both powerful and flexi‘ble processing substrate. This flexibility,
along with the increasing computational power and efficiency of mass-market GPUs, allowed a variety of
algorithmic improvements and optimizations which ultimately enabled a full-correlation N = 2048 X-Engine
which runs at a 100% duty cycle in parallel with a variety of beam-forming and spectral up-sampling tasks.
The total data transfer bandwidth required between the F- and X-stages is ≈ N∆νd for data with a
total bit depth of d. In the case of CHIME, d is 8 bits (4 bits each for the real and imaginary components),
resulting in a minimum of 6.6 Tb/s. Associated flags and metadata (644 B for each 4096 B of data) further
increase this data volume, resulting in a total input bandwidth of 7.6 Tb/s.a
a As a comparison, 7.6 Tb/s is 2490 PB/month; total global IP traffic in 2019 was estimated at 201,000 PB/month (Cisco,
2018). CHIME therefore requires F–X data transfer at a rate equal to 1.2% of global Internet bandwidth.
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The CHIME correlator X-Engine distributes processing tasks between a large number of GPU-hosting
‘nodes’, whose design and composition were determined by the intersection of the primary data transport
and processing requirements described in §2.1 and the mass-market electronics available at the time of their
construction. The design of the X-engine as a whole focuses on housing the GPU nodes, supplying them
with electrical power, keeping them thermally stable, and handling their incoming and outgoing data. §2.2
provides an overview of the CHIME signal processing path; §2.3 and §2.4 describe in detail the X-engine
nodes and their supporting infrastructure, respectively.
2.2. CHIME Signal Processing System Overview
The overall structure of the CHIME signal processing system is shown in Figure 1, and a photograph of the
completed correlator in Figure 2; further description follows.
CHIME’s light-gathering apparatus consists of four semi-parabolic dishes, each 100 m in length and 20 m
in width with a 5 m focal length. The central 80 m of each cylinder is instrumented with 256 custom-designed
dual-polarization clover-leaf receivers (Deng & Campbell-Wilson, 2014) spaced ≈ 30.48 cm apart, for a total
of 2048 distinct receiver-polarization ‘inputs’ to the correlator system.
The signal from each receiver-polarization is separately amplified and transported along coaxial cable
to its cylinder’s adjacent F-engine enclosure. There, it is further filtered and amplified before being fed to
an FPGA-based digitizer and Fourier-transform system (Bandura et al., 2016a).
At this point, each FPGA has data from only one receiver-polarization but over the instrument’s
full 400-800 MHz frequency range; an FX architecture requires this data be regrouped (turned into sets
of single-frequency-channel data from all receiver-polarizations) to permit the construction of full-array
visibilities. This regrouping can be thought of as the transposition of a two-dimensional data array in
receiver-frequency space, and is often referred to as a ‘corner turn’ in correlator-specific literature. The
backplane within each ‘crate’ of 16 FPGAs and high-speed inter-crate connections lack the capacity to
complete the transposition of the data, assembling the complete cylinders (but not the full array) in the
final inter-crate transfer stage (see Bandura et al. (2016b) for details). The data is therefore transferred
to the X-Engine as ‘bundles’ of four frequency channels, each of which has data from only one cylinder.
Four of these bundles are combined in each of the X-Engine’s GPU nodes to provide the required full-array
coverage for all four frequencies.
CHIME’s spatial processing takes place on 256 custom-built GPU nodes, each processing four frequency
channels, which collectively perform the full outer-product correlation of 2048 inputs for each of the 1024
frequency channels every 2.56 microseconds. These nodes additionally form a set of 10 phased-array beams
for pulsar timing (CHIME/Pulsar Collaboration et al.; Ng, 2017) and perform up-channelization and
Fourier-transform-based beam formation on an additional copy of the data prior to its export to the FRB
back-end (Ng et al., 2017). Additional parallel processing streams are currently under development. The
X-engine GPU nodes reside in a pair of purpose-built enclosures, and are supported by a multi-stage
liquid-based cooling system; these are further described in §2.4.
Post-correlation, visibility data is averaged and recorded for later physical transport to Compute
Canada facilities for processing and analysis. Beams formed for the Pulsar and FRB components of the
system are exported over the site’s internal network for further processing.
2.3. The GPU Processing Nodes
Post-Fourier-transform, the data for each frequency channel may be processed independently; this was
therefore selected as the axis across which to distribute the processing tasks. The fundamentals of the array
dictate that correlating each ≈ 390 kHz frequency channel requires ≈ 7.4 Gb/s of input bandwidth and
≈ 819 GcMAC/s of effective processing power (as described in §2.1).
The density of the nodes’ processing components was limited by the maximum number of PCIe lanes
on motherboards running the then-current Intel C612 chipset; this corresponded to each node processing
one frequency channel on each of its four GPUs.
A schematic overview of the data flow within a GPU node is shown in Figure 3: each node gathers
4× 10 GbE links from the F-Engine, each containing a set of four (not necessarily adjacent) frequencies
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Fig. 1. Schematic overview of data flow throughout the CHIME signal processing system, as described in §2.2.
Fig. 2. One of the two CHIME GPU X-Engine enclosures; visible components include the GPU nodes, secondary coolant
distribution manifolds, network connections to the F-Engine (orange fibre) and the external network (green and black cables).
from one of the four cylinders. Its CPU completes the transpose, sending a complete frequency band to each
of the four GPUs for processing. It then exports the integrated, processed data over a pair of GbE links.
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The hardware components which were selected for the nodes are listed in Table 2; an assembled node’s
interior is shown in Figure 4. A description of each component, and the reasons for each particular choice,
appear below.
Fig. 3. Schematic overview of data flow through a single CHIME GPU node. Channelized data enters on 4× 10 GbE links, each
from one cylinder and containing four frequency bands. These are pre-processed and assembled into full-array single-frequency
sets, each of which is then dispatched to one of four GPUs for correlation. Post-correlation-and-integration data is then
assembled and exported over standard gigabit Ethernet. A separate buffer of the raw data is maintained in RAM for triggered
readout in the event of an FRB detection.
Fig. 4. Interior of a CHIME GPU processing node (left) and labeled overview diagram (right) Power cables (black, fabric-
jacketed) and coolant hoses (black, ribbed) are visible throughout the node, and are represented in the diagram by long- and
short-dashed lines, respectively.
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Component Hardware Selected
GPUs 2×AMD FirePro S9300x2
CPU Intel Xeon E5-2620v3
NIC Silicom PE310G4i71L-XR
Motherboard Supermicro X10SRA-F
Memory 8× 16GB DDR4
Power Supply EVGA SuperNOVA 1600 T2
Chassis General Technics CS893
Cooling CoolIT Custom-Built
Table 2. The hardware configuration of a
CHIME X-engine processing node.
2.3.0.1. GPUs
The AMD FirePro S9300x2 supports two GPU processing chips per board, allowing a dense configuration
and supplying the required processing power for correlation and auxiliary processing tasks. The specific
requirements of the correlation algorithm led to the selection of the then-current AMD ‘Fiji’ GPU platform
as it had the performance and instructions required. Our choice of GPU was greatly influenced by the
availability of the ‘MAD24’ operation, which allowed us to effectively perform multiple simultaneous
low-bit-depth arithmetic operations; these improved the O(N2) correlation efficiency by a factor of two at
the cost of O(N) additional bookkeeping, a substantial performance improvement for our use case (Klages
et al., 2015).
2.3.0.2. CPU
Our processing and data transportation requirements (particularly PCIe lane requirements) limited the
choice of CPU to the then-current Intel line-up. The selected Intel Xeon E5-2620v3 supports 40 lanes of
PCIe3 traffic (required for our data transfer) and has 6 cores operating at 2.4 GHz, sufficient for all the
processing and data manipulation we require. Its power consumption is extremely low (85 W TDP), and it
is substantially less expensive than its consumer-oriented i7 counterpart.
2.3.0.3. Network Interface
We required a network interface card (NIC) to provide 4× 10 GbE inputs with SFP+ physical connectors.
The Silicom PE310G4i71L-XR, a quad-10 GbE NIC built around Intel XL710 chipset, supports the DPDKb
kernel bypass libraries which we employ in our networking code.
2.3.0.4. Motherboard
The primary requirement for the motherboard was the number of available PCIe connectors, arranged so
that two dual-slot GPUs and a network card could be operated simultaneously. Additional considerations
included the memory and CPU options supported and the presence of dual GbE ports. The Supermicro
X10SRA-F met or exceeded all our criteria and additionally supports the Internet Protocol Management
Interface (IPMI), allowing for remote management at a sub-OS level.
2.3.0.5. Memory
The primary system memory is a set of registered and ECC-enabled Kingston KVR24R17D4/16 DDR4
DIMMs. We originally allocated the required 64 GiB of memory as 4× 16 GiB modules rather than 8× 8 GiB
– this made very little difference to the net cost but allowed for a trivial upgrade to 128 GiB per node
(8× 16 GiB), completed in November of 2018. The additional memory allows the X-Engine to buffer
substantially more baseband data (≈ 31 seconds in total) for replay in the event of an FRB detection
(CHIME/FRB Collaboration et al., 2018).
bhttps://dpdk.org
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2.3.0.6. Power Supply
The EVGA SuperNOVA 1600 T2 is a high-capacity ATX-form-factor power supply, with modular cabling
and sufficient power connections to supply the GPUs with the 2× 8-pin PCI power connections they each
require. In order to reduce both power consumption and waste heat generated, the node power supplies
have substantial excess capacity. A 1600W 80plus Titanium power supply is rated at ≥ 96% efficiency
when loaded at 1kW with 208V power; the reduction in electrical consumption significantly outweighs the
additional cost given the system’s near-continuous operation.
2.3.0.7. Chassis
Custom-designed for CHIME, the General Technics CS893 supports a 3× 120 mm node-front radiator and
8 PCIe devices in a maximally-compact footprint. The main body of the chassis has a depth of only 38 cm,
with a standard 4U rack-mount profile of 42.6× 17.5 cm. The use of a standard ATX motherboard and
power supply, full-height PCIe cards, and 120 mm cooling fans dictated a minimum 4U height for the chassis.
Most commercially-available 4U chassis devoted significant space to storage devices; the GPU nodes were
designed to run without persistent storage, and so could be much more compact.
2.3.0.8. Cooling
The GPU and CPU dies are cooled by custom-designed CoolIT direct-contact liquid cooling blocks,
exhausting heat to the in-rack coolant loops. Each node has two independent coolant loops, one of which
connects to the two dual-chip GPUs while the other serves the CPU and radiator. The node-front radiator
supports 3× 120 mm fans and couples air to the heat transfer fluid, regulating the air temperature inside
the enclosure
2.4. Supporting Infrastructure
Infrastructure requirements followed directly from the nodes’ density and composition. Covering the 1024
frequency channels requires 256 nodes, divided into racks of 8 or 10 nodes which operate as independent
power and cooling entities. These are housed in two enclosures, each with 128 nodes in 13 racks as well as
two racks for additional networking and monitoring equipment.
2.4.1. Racks and Enclosures
The outermost enclosures are a pair of ISO 668 1AA-size (‘40-foot’) intermodal shipping containers. Each
houses a Raymond EMC Faraday cage which provides & 110 dB of RFI shielding from sub-MHz to many-
GHz frequencies. One end of the ‘RFI cage’ houses both the filters through which electrical power enters the
RFI cage and the half-meter-square bulkhead through which data lines are routed. In order to prevent RF
leakage, the fibre-optic data lines enter and exit the Faraday cage through a bulkhead inset with cylindrical
waveguides with an inner diameter of 1” and a length of 12”; these attenuate radiation at frequencies below
∼ 6 GHz by 190-380 dB (Brewer, 2001). The opposite wall of the RFI cage is fitted with a human-sized door
and mesh ventilation window; it further includes a half-meter-square bulkhead which permits the primary
coolant lines to enter and exit the RFI cage.
Within each RFI cage, the nodes are further grouped into racks. The Tripp Lite SR4POST open-frame
45U four-post racks are extremely shallow (56 cm), as permitted by the custom diskless chassis. The nodes
are mounted on General Technics RK500 slide rails whose modest length allows nodes to be removed easily
in the restricted rack-front space. The racks are arranged along the centre of each enclosure, facing in
alternating directions in order to avoid a large-scale air pressure gradient.
2.4.2. Power Distribution
The power consumed by the contents of each correlator enclosure is provided in the form of 5 separate
208 V-3φ power cables, which are distributed to a set of 15 outlets along the length of the enclosure.
Each rack has a vertical-mount Power Distribution Unit (PDU) which breaks the main supply out into
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a number of 208 V single-phase outlets suitable for powering the nodes and associated equipment. The
Raritan PX3-5547 PDU selected enables network-controlled monitoring and switching of outlets, per-outlet
current limiting and alarms, and control & logging via SSH.
2.4.3. Cooling System
Refrigerated-air cooling options, the traditional datacentre heat transfer solution, require significant electrical
power and would necessitate moving large volumes of air through the enclosure’s heavy RFI shielding. The
CHIME X-engine cooling system uses a liquid heat-transfer medium to couple the heat sources inside the
enclosure to the exterior air through a large ‘dry cooler’ (a Direct Coil FC07AV5D178). A schematic of this
system is shown in Figure 5; see §3.3 for details of the system’s performance.
Each rack runs an independent sealed-loop system, which is coupled to the primary coolant through a
heat exchanger. The rack-top liquid handler (a CoolIT CHx40) combines a heat exchanger, reservoir, &
pump and provides basic remote monitoring and control capabilities. The secondary coolant is distributed
through a custom-engineered manifold, and provides direct-contact liquid cooling to the CPU and GPUs as
well as flowing through a node-front radiator to remove heat from the air circulating in the enclosure.
Fig. 5. A diagram of the liquid-cooling system in a single enclosure, showing the directly-liquid-cooled components. The
colour of a component or liquid indicates its temperature (red hot, blue cold), while grey objects are stages of heat transfer
between parts of the system. The black arrows indicate the direction of fluid flow in each loop.
2.4.4. Network and Management
The input data lines connecting the F-Engine and X-Engine are fibre-optic ‘hydra’ cables which convert
the single QSFP+ connection at the F-Engine’s FPGAs to 4× SFP+ connectors for the GPU nodes. Each
cable is divided between four nodes (either within one rack or between two adjacent racks) so that each
GPU node receives a matched set of four frequencies from each cylinder.
The output data network is a simple hierarchical model, with first-stage switches aggregating the
GbE links from the nodes and sending 10 GbE links to a large central switch. Each of the Cisco Catalyst
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3650 (WS-C3650-48TQ-L) first-layer switches has 48×GbE RJ45 and 4× 10 GbE SFP+ ports; this is
sufficient to handle the 40 links from two racks’ worth of nodes, as well as individual connections to the
PDUs, liquid-handler units, and file servers. The central switch, a Cisco Nexus 3132Q (N3K-C3132Q-40GX),
collects the 10 GbE links from the first-stage switches and forwards the data to dedicated servers for final
accumulation and storage.
The GPU processing nodes have no persistent storage, instead booting and mounting filesystems from
a set of Dell PowerEdge r410 file servers. This simplifies software maintenance and updates, provides a
moderate level of redundancy, and minimizes configuration overhead. These same file servers also record
logs and performance of individual nodes, and provide a virtual private network (VPN) for remote access.
Much of the monitoring data is supplied by sensors built into the GPU nodes (CPU and GPU tempera-
tures) and PDUs (power draw), with additional data coming from the CHx40 units (coolant temperatures
and flow rate, ambient air temperature and humidity). Enclosure-wide environmental monitoring is enabled
by an NTI ENVIROMUX-5D unit which currently connects to door-state and leak-detection sensors.
System monitoring data collection is based on the Prometheusc monitoring system, which collects data
at set intervals and maintains a database of the time-series for each metric. Grafanad, a commercially-
developed monitoring and data-presentation system, is used to convert the raw sensor data in a set of
‘dashboards’ summarizing the system’s status. The Prometheus system has also been configured to send
automated alerts to the CHIME collaboration’s internal Slacke messaging system if certain criteria are
met. Sensor values indicating severe problems (critical overheating or coolant leaks) automatically halt the
correlator’s operation, either by stopping the main correlation software or by directly cutting power to the
affected area via the PDUs’ network interfaces. The CPUs’ temperature-driven Catastrophic Shutdown
Detectors (Intel 2018) and the PDU and PDC circuit breakers remain the automated fail-safe mechanisms
of last resort.
3. CHIME Correlator Systems Operation and Performance
The most fundamental test of any correlator system is if it permits the telescope to observe the sky; the
CHIME correlator emphatically succeeds at this. An initial on-sky observation of Cygnus A was taken on 31
August 2017. The correlation was computed for the complete set of 2048 inputs at a subset of frequencies;
the post-outer-product data was recorded to disk in a raw, packetized state and then transported off-site
for processing and visualization. Figure 6 shows a single-baseline, single-frequency timestream covering
the entire approximately-one-hour observation. The instrument’s main beam profile and a linear phase
evolution near transit may be readily observed; this supported early tests that the system was observing
and correctly interpreting an actual astronomical signal.
In addition to initial cosmological observations, the CHIME X-engine’s successful operation has enabled
a wealth of discoveries by the CHIME/FRB collaboration (CHIME/FRB Collaboration et al., 2019b,a);
these further validate the end-to-end functionality of the correlator system. A paper providing a broader
overview of CHIME and its operations (CHIME Scientific Collaboration et al.) is forthcoming.
3.1. Data Transfer and Processing Performance
With CHIME’s high-efficiency real-time data processing software, kotekan (Renard et al.), the correlation
task described in §1 is comfortably within the available resources, even permitting the GPUs’ operation
at a reduced clock rate (722 MHz, compared to their 975 MHz base clock) to reduce power consumption.
Table 3 details the extent to which specific tasks contribute to the GPU’s overall occupancy.
Table 4 provides typical data transfer rates into and out of the GPU nodes. The networking software
employs DPDK, a kernel bypass network subsystem, to handle the extremely high rate of incoming data.
Tests show that receiving the data from the FPGAs, completing the transpose, and dispatching it to the
GPUs is well within the capacity of the selected CPU; it occupies two of the CPU’s six physical cores.
chttps://prometheus.io/
dhttps://grafana.com/
ehttps://slack.com
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Fig. 6. A time-stream from the ‘First Light’ observation of Cygnus A by the full CHIME system on 31 August 2017. The
upper panel shows the amplitude of the real and imaginary components of the correlation of two receivers, while the lower
panel shows their relative phase. The primary beam shape produced by the cylinders is apparent in the upper panel, while the
lower panel displays a linear phase evolution during transit produced by the east-west baseline separation.
Task Occupancy (%)
Re-Order and Pre-Sum 0.8
RFI Excision 0.9
Correlation 74.3
High-Spectral-Resolution Tap 0.2
Pulsar Beamforming 4.7
FRB Processing 16.6
Total 97.4
Table 3. Approximate percentage of the GPU pro-
cessing duty cycle occupied by a given processing
task. The values presented are at a clock speed
of 722 MHz; this reduction from the base clock of
975 MHz increases the GPUs’ occupancy but con-
sumes significantly less electrical power and gen-
erates correspondingly less waste heat. Additional
details of the GPU nodes’ software and data pro-
cessing may be found in Renard et al..
Post-correlation data may be exported at a range of cadences, but the substantial time-integration involved
ensures that the output is well within the capacity of the two onboard GbE links.
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Data Transfer Rates Per Node (Gb/s) Total (Gb/s)
In Raw Visibilities 25.6 6553
Flags and Metadata 4.0 1030
Total 29.6 7583
Out Correlated Visibilities 0.05 13.6
FRB Beams 0.59 153
Pulsar Beams 0.25 64
Flags and Metadata 0.03 8.5
Total 0.92 239
Table 4. Typical data rates into and out of the CHIME GPU nodes.
Input data for each node is carried on 4× 10 GbE, while output data
leaves on 2×GbE connections. Additional details of the GPU nodes’
software and data processing may be found in Renard et al..
3.2. Power Consumption
Using commissioning-epoch code and the AMD ROCm 1.9.211 driver the power consumption of a typical
GPU node when performing both the full correlation and typical auxiliary processing is ≈ 700 W, significantly
below the 1000 W design ceiling. Table 5 details the power consumption of the GPU correlator system, based
on PDU monitoring data recorded during commissioning tests. The X-engine’s total power consumption is
≈ 220 kW, a significant reduction from the design maximum of 256 kW with an accompanying reduction in
operating costs. Under typical conditions, ∼ 18% of the system’s total power is used for cooling, which
compares favorably to the & 19% of the most efficient industrial systems availablef .
Power Consumption Per Node (W) Total (kW)
GPU Nodes: GPUs 4×140
CPU 70
Misc. ≈ 70
Total 700 180
Infrastructure 4.3
Primary Coolant Pump 5.0
Dry Cooler Fans 28.0
Total 220
Table 5. Total power consumption for the GPU correlator
system with all 256 nodes operating simultaneously. The
‘infrastructure’ entry includes file servers, liquid-handler
units, and network equipment.
3.3. Cooling System Performance
At each stage of the heat transfer system described in §2.4.3 and Fig. 5, the thermal resistance produces a
temperature gap across the heat exchanger. In steady-state operation the temperature of the directly-liquid-
cooled components will therefore float a fixed amount above the input coolant temperature. Similarly, the
air inside the RFI cages (and supplied to the air-cooled components) will vary with the supplied coolant’s
temperature.
f The latter value is the theoretical minimum for a system with an Energy Efficiency Ratio of 15; standard datacentre planning
guides (Limoncelli et al., 2007; Sawyer, 2004) suggest 40-50% as a typical value.
May 20, 2020 1:26 chime-x-hw-paper
12 Denman et. al.
Tests during commissioning permitted the evaluation of these differentials; Table 6 provides values
extracted from a full month of temperature data. These indicate that under representative loads the GPUs
are 20-30 ◦C warmer than the external ambient temperature and that the internal air temperature floats
∼ 14± 3 ◦C above the same. The former values are still far cooler than a typical air-cooled GPU or CPU,
and so are not a source of concern. The enclosure air temperature does, however, provide one edge of the
operating envelope, as it is the only source of cooling for a number of components.
Thermal Interface Location ∆T (◦C) Cumulative ∆T (◦C)
External Air - Primary Coolant Dry Cooler . 3 —
Primary Coolant - Secondary Coolant CHx40 8.7± 1.9 —
Secondary Coolant - Internal Air Radiator 2.6 ± 2.2 14.3 ± 2.9
Secondary Coolant - CPU CPU Loop 6.1 ± 2.5 17.8 ± 3.1
Secondary Coolant - GPU 0 GPU Loop 8.7 ± 2.3 20.4 ± 3.0
Secondary Coolant - GPU 1 GPU Loop 12.2 ± 2.7 23.9 ± 3.3
Secondary Coolant - GPU 2 GPU Loop 16.1 ± 3.4 27.8 ± 3.9
Secondary Coolant - GPU 3 GPU Loop 19.2 ± 4.0 30.9 ± 4.4
Table 6. Representative temperature differentials at various stages of the heat transfer system,
based on commissioning tests from February 2018. As the external air temperature was ∼ 0 ◦C
during this period, the dry cooler was run well below full capacity; the maximum ∆T value
listed is from the manufacturer’s specifications. The CHx40 liquid-handler units’ ∆T was
found to vary linearly with the racks’ power consumption; the value in the table corresponds
to the nominal 7 kW per rack. The sequentially increasing temperature of the GPUs is due to
their serial coolant flow.
The external-internal air temperature differential is higher than expected; the specifications for the
CHx40 liquid-handler units were based on flawed simulations which predicted a thermal gap of 0.2◦C/kW
rather than the measured 1.24 ± 0.27 ◦C/kW. This presents an obstacle to mid-day operation during
the hottest weeks of the year, as the internal air temperature would be high enough to damage more
thermally-sensitive server and switch components. The cooling system is otherwise able to exhaust the entire
system’s waste heat and maintain appropriate internal temperatures with minimal power consumption.
4. Conclusion
The CHIME correlator X-Engine achieves its design requirements with high efficiency, modest initial cost,
and low power consumption (for a system of this size). It takes full advantage of the highly-efficient integer
computation available on modern GPUs; commercial PCIe network cards provide a reliable and cost-effective
interface capable of handling the immense intra-correlator bandwidth required, while mass-market network
switches capable of handling full-rate transfer of GbE and 10 GbE over standard Ethernet make the output
data handling quite straightforward. Additional details of the system hardware, layout, and performance
are available in Denman (2019).
The system’s attributes are largely dictated by the specifications of the CHIME instrument; the number
of receivers, bandwidth, bit depth, and F-engine structure all have non-trivial implications for the overall
design. Although derived implementations will therefore require careful planning and design modifications,
similar GPU-based X-Engines may provide powerful, inexpensive, and efficient correlation for future radio
interferometers.
4.1. Future Development
The CHIME spatial processing system could only make use of the technologies available at the time of
its development; future correlators may realize extensive improvements by incorporating more-recently-
developed technologies.
The continuing adoption of PCIe v4.0 by hardware manufacturers and the increasing number of PCIe
lane supported on mass-market CPUs loosens the NIC-GPU data transfer bottleneck; particularly for arrays
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with relatively larger bandwidth but fewer receivers, this may substantially improve the efficiency of a
GPU-based X-engine design.
The introduction of ‘tensor cores’, GPU components optimized for low-bit-depth integer matrix
multiplication and accumulation, offers a potential order-of-magnitude acceleration for correlation, and is
the subject of active research and development (NVIDIA Corporation, 2019; Romein & Veenboer, 2019).
GPU-based correlation, particularly with the advent of tensor cores and improved data-transfer
technologies, offers great potential for high-efficiency, low-cost digital signal processing. The offers an
unprecedented opportunity for large-scale radio interferometers with significantly reduced cost and improved
performance.
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